

4096x1-BIT DYNAMIC RAM

MK4027(J/N)-2/3

FEATURES

- ☐ Industry standard 16-pin DIP (MK 4096) configuration
- 120ns access time, 320ns cycle (MK4027-1)
 150ns access time, 320ns cycle (MK4027-2)
 200ns access time, 375ns cycle (MK4027-3)
- \Box ±10% tolerance on all supplies (+12V, ±5V)
- ☐ ECL compatible on V_{BB} power supply (-5.7V)
- □ Low Power: 462mW active (max) 27mW standby (max)

- ☐ Improved performance with "gated CAS", "RAS only" refresh and page mode capability
- ☐ All inputs are low capacitance and TTL compatible
- ☐ Input latches for addresses, chip select and data in
- ☐ Three-state TTL compatible output
- ☐ Output data latched and valid into next cycle
- ☐ MKB version screened to MIL-STD-883

DESCRIPTION

The MK 4027 is a 4096 word by 1 bit MOS random access memory circuit fabricated with MOSTEK's N-channel silicon gate process. This process allows the MK 4027 to be a high performance state-of-theart memory circuit that is manufacturable in high volume. The MK 4027 employs a single transistor storage cell utilizing a dynamic storage technique and dynamic control circuitry to achieve optimum performance with low power dissipation.

A unique multiplexing and latching technique for the address inputs permits the MK 4027 to be packaged in a standard 16-pin DIP on 0.3 in. centers. This package size provides high system-bit densities and is compatible with widely available automated testing and insertion equipment.

System oriented features include direct interfacing capability with TTL, only 6 very low capacitance address lines to drive, on-chip address and data registers which eliminates the need for interface registers, input logic levels selected to optimize noise immunity, and two chip select methods to allow the user to determine the appropriate speed/power characteristics of his memory system. The MK 4027 also incorporates several flexible operating modes. In addition to the usual read and write cycles, readmodify write, page-mode, and RAS-only refresh cycles are available with the MK 4027. Page-mode timing is very useful in systems requiring Direct Memory Access (DMA) operation.

MAITE CLOCK RAS CLOCK RATOR MULTIMERED GENERATOR CLOCK ENABLE

COLUMN

32 COLUMN SELECT LINES


DECODER

OF 64 ROY

FUNCTIONAL DIAGRAM

ADDRESS INPUT BUFFERS (6

V_{BB} | 0



PIN NAMES

A₀-A₅ ADDRESS INPUTS COLUMN ADDRESS STROBE ĈŜ CHIP SELECT DIN DATA IN DOUT BAS DATA OUT ROW ADDRESS STROBE WRITE READ/WRITE INPUT v_{BB} POWER (-5V) POWER (+5V) Vcc POWFR (+ 12V) VDD v_{SS} GROUND

WRITE

DATA IN BUFFER

MEMORY ARRAY

MEMORY ARRAY

DUMMY CELLS

ENABLE

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to VBB0.5V to +20V
Voltage on VDD, VCC relative to VSS1.0V to +15V
$V_{BB}-V_{SS}$ ($V_{DD}-V_{SS} > 0$)
Operating temperature, TA (Ambient) 0°C to + 70°C
Storage temperature (Ambient) (Ceramic)65° C to + 150° C
Storage temperature (Ambient) (Plastic)55°C to + 125°C
Short circuit output current50mA
Power dissipation

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS 4

 $(0^{\circ}C \leq T_A \leq 70^{\circ}C)^{-1}$

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V _{DD}	Supply Voltage	10.8	12.0	13.2	volts	2
Vcc	Supply Voltage	4.5V	5.0	5.5	volts	2,3
VSS	Supply Voltage	0	0	0	volts	2
V _{BB}	Supply Voltage	-4.5	-5.0	-5.7	volts	2
VIHC	Logic 1 Voltage, RAS, CAS, WRITE	2.4		7.0	volts	2
VIH	Logic 1 Voltage, all inputs except RAS, CAS, WRITE	2.2		7.0	volts	2
VIL	Logic 0 Voltage, all inputs	-1.0		.8	volts	2

DC ELECTRICAL CHARACTERISTICS 4

 $(0^{\circ}\text{C} \le \text{TA} \le 70^{\circ}\text{C})^{1} \text{ (VDD = 12.0V \pm 10\%; VCC = 5.0V \pm 10\%; VSS = 0V; } -5.7\text{V} \le \text{V}_{BB} \le -4.5\text{V})$

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
IDD1	Average VDD Power Supply Current		<u> </u>	35	mA	5
I _{DD2}	Standby VDD Power Supply Current			2	mA	8
IDD3	Average VDD Power Supply Current during "RAS only" cycles			25	mA	
ICC	VCC Power Supply Current				mA	6
IBB	Average VBB Power Supply Current			150	μΑ	
II(L)	Input Leakage Current (any input)			10	μΑ	7
IO(L)	Output Leakage Current			10	μΑ	8,9
Vон	Output Logic 1 Voltage @ IOUT =5mA	2.4			volts	
VOL	Output Logic 0 Voltage @ IOUT = 3.2mA			0.4	volts	

NOTES

- T_A is specified for operation at frequencies to t_{RC} ≥ t_{RC} (min).
 Operation at higher cycle rates with reduced ambient temperatures
 and higher power dissipation is permissible provided that all AC
 parameters are met. See figure 2 for derating curve.
- 2. All voltages referenced to $V_{\mbox{SS}}$.
- Output voltage will swing from V_{SS} to V_{CC} when enabled, with no output load. For purposes of maintaining data in standby mode, V_{CC} may be reduced to V_{SS} without affecting refresh operations or data retention. However, the V_{OH} (min) specification is not guaranteed in this mode.
- Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- Current is proportional to cycle rate. I_{DD1} (max) is measured at the cycle rate specified by t_{RC} (min). See figure 1 for I_{DD1} limits at other cycle rates.

- 6. I_{CC} depends on output loading. During readout of high level data V_{CC} is connected through a low impedance (135 $^{\Omega}$ typ) to Data Out. At all other times I_{CC} consists of leakage currents only.
- 7. All device pins at 0 volts except V_{BB} which is at -5 volts and the pin under test which is at +10 volts.
- Output is disabled (high-impedance) and RAS and CAS are both at a logic 1. Transient stabilization is required prior to measurement of this parameter.
- 9. $0V \leqslant V_{OUT} \leqslant + 10V$.
- 10. Effective capacitance is calculated from the equation:

$$C = \frac{\Delta Q}{\Delta V}$$
 with $\Delta V = 3$ volts.

11. A.C. measurements assume $t_T = 5$ ns.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (4, 11, 17)

 $\underline{(0^{\circ}\,\text{C}\leqslant\,\text{T}_{A}\leqslant\,70^{\circ}\,\text{C})^{1}\,(\text{V}_{DD}=\,12.0\text{V}\,\pm\,10\%,\,\,\text{V}_{CC}=5.0\text{V}\,\pm\,10\%,\,\,\text{V}_{SS}=0\text{V},-5.7\text{V}\leqslant\,\text{V}_{BB}\leqslant-4.5\text{V}\,)}$

	- A - 1 - 0, 10 B - 12 - 10 / 10 / 10 / 10 / 10 / 10 / 10 / 10	о, 133 МК	4027-2	MK4027-3			
	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
tRC	Random read or write cycle time	320		375		ns	12
tRWC	Read write cycle time	320		375		ns	12
tRMW	Read modify write cycle time	320		405		ns	12
tPC	Page mode cycle time	170		225		ns	12
tRAC	Access time from row address strobe		150		200	ns	13, 15
tCAC	Access time from column address strobe		100		135	ns	14, 15
^t OFF	Output buffer turn-off delay		40		50	ns	-
tRP	Row address strobe precharge time	100		120		ns	
tRAS	Row address strobe pulse width	150	10,000	200	10,000	ns	
tRSH	Row address strobe hold time	100		135		ns	
tCAS	Column address strobe pulse width	100		135		ns	
tCSH	Column address strobe hold time	150		200		ns	
tRCD	Row to column strobe delay	20	50	25	65	ns	16
tASR	Row address set-up time	0		0		ns	
^t RAH	Row address hold time	20		25		ns	
tASC	Column address set-up time	-10		-10		ns	
tCAH	Column address hold time	45		55		ns	
tAR	Column address hold time referenced to RAS	95		120		ns	
tCSC	Chip select set-up time	-10		-10		ns	
^t CH	Chip select hold time	45		55		ns	
tCHR	Chip select hold time referenced to RAS	95		120		ns	
tŢ	Transition time (rise and fall)	3	35	3	50	ns	17
tRCS	Read command set-up time	0		0		ns	
tRCH	Read command hold time	0		0		ns	
tWCH	Write command hold time	45		55		ns	
tWCR	Write command hold time referenced to RAS	95		120		ns	
twp	Write command pulse width	45		55		ns	
tRWL	Write command to row strobe lead time	50		70		ns	
tCWL	Write command to column strobe lead time	50		70		ns	
tDS	Data in set-up time	0		0		ns	18
tDH	Data in hold time	45		55		ns	18
tDHR	Data in hold time referenced to RAS	95		120		ns	
tCRP	Column to row strobe precharge time	0		0		ns	
tCP	Column precharge time	60		80		ns	
tRFSH	Refresh period		2		2	ms	
twcs	Write command set-up time	0		0		ns	19
tCWD	CAS to WRITE delay	60		80		ns	19
tRWD	RAS to WRITE delay	110		145		ns	19
tDOH	Data out hold time	10		10		μs	
		4					

Notes Continued

- 12. The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0° C \leq T_A \leq 70°C) is assured. See figure 2 for derating curve.
- 13. Assumes that $t_{RCD} \leqslant t_{RCD}$ (max).
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- 15. Measured with a load circuit equivalent to 2 TTL loads and 100pF
- 16. Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- V_{IHC} (min) or V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IHC} or V_{IH} and V_{IL}.
- These parameters are referenced to CAS leading edge in random write cycles and to WRITE leading edge in delayed write or readmodify-write cycles.
- 19. twcs, tcwp, and tswp ar restrictive operating parameters in a read/write or read/modify/write cycle only. If twcs wwcs (min), the cycle is an early write cycle and Data Out will contain the data written into the selected cell. If tcwp & tcwp (min) and tswp tswp (min), the cycle is a read-write cycle and Data Out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of Data Out (at access time) is indeterminate.

AC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}\text{C} \leq \text{T}_{A} \leq 70^{\circ}\text{C}) \text{ (V}_{DD} = 12.0\text{V} \pm 10\%; \text{V}_{SS} = 0\text{V}; -5.7\text{V} \leq \text{V}_{BB} \leq -4.5\text{V})$

	PARAMETER	TYP	MAX	UNITS	NOTES
C 11	Input Capacitance (A ₀ -A ₅), D _{IN} , C S	4	5	pF	10
C 12	Input Capacitance RAS, CAS, WRITE	8	10	pF	10
C ₀	Output Capacitance (DOUT)	5	7	pF	8,10

CYCLE TIME tCYC (ns)




Figure 1. Maximum I_{DD1} versus cycle rate for device operation at extended frequencies.







Figure 2. Maximum ambient temperature versus cycle rate for extended frequency operation.






READ-WRITE / READ-MODIFY-WRITE CYCLE




"RAS ONLY" REFRESH CYCLE




DOUT VOH-

NOTE: DOUT remains unchanged from previous cycle.

PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE



ADDRESSING

The 12 address bits required to decode1 of the 4096 cell locations within the MK 4027 are multiplexed onto the 6 address inputs and latched into the on-chip address latches by externally applying two negative going TTL level clocks. The first clock, the Row Address Strobe (RAS), latches the 6 row address bits into the chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 6 column address bits plus Chip Select (CS) into the chip. The internal circuitry of the MK 4027 is designed to allow the column information to be externally applied to the chip before it is actually required. Because of this, the hold time requirements for the input signals associated with the Column Address Strobe are also referenced to RAS. However, this gated CAS feature allows the system designer to compensate for timing skews that may be encountered in the multiplexing operation. Since the Chip Select signal is not required until CAS time, which is well into the memory cycle, its decoding time does not add to system access or cycle time.

DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and CAS while RAS is active. The later of the signals (WRITE or CAS) to make its negative transition is the strobe for the Data In register. This permits several options in the write cycle timing. In a write cycle, if the WRITE input is brought low prior to CAS, the Data In is strobed by CAS, and the set-up and hold times are referenced to CAS. If the data input is not available at CAS time or if it is desired that the cycle be a read-write cycle, the WRITE signal must be delayed until after CAS. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than to CAS. (To illustrate this feature, Data In is referenced to WRITE in the timing diagram depicting the read-write and page mode write cycles while the "early write" cycle diagram shows Data In referenced to CAS.) Note that if the chip is unselected (CS high at CAS time) WRITE commands are not executed and, consequently, data stored in the memory is unaffected.

Data is retrieved from the memory in a read cycle by maintaining WRITE in the inactive or high state throughout the portion of the memory cycle in which CAS is active. Data read from the selected cell will be available at the output within the specified access time.

DATA OUTPUT LATCH

Any change in the <u>con</u>dition of the Data Out Latch is initiated by the <u>CAS</u> signal. The output buffer is not affected by memory (refresh) cycles in which only the <u>RAS</u> signal is applied to the MK 4027.

Whenever CAS makes a negative transition, the output will go unconditionally open-circuited, independent of the state of any other input to the chip. If the cycle in progress is a read, read-modify-write, or a delayed write cycle and the chip is selected, then the output latch and buffer will again go active and at access time will contain the data read from the selected cell. This output data is the same polarity (not inverted) as the input data. If the cycle in progress is a write cycle (WRITE active low before CAS goes low) and the chip is selected, then at access time the output latch and buffer will contain the input data. Once having gone active, the output will remain valid until the MK 4027 receives the next CAS negative edge. Intervening refresh cycles in which a RAS is received (but no CAS) will not cause valid data to be affected. Conversely, the output will assume the open-circuit state during any cycle in which the MK 4027 receives a CAS but no RAS signal (regardless of the state of any other inputs). The output will also assume the open circuit state in normal cycles (in which both RAS and CAS signals occur) if the chip is unselected.

The three-state data output buffer presents the data output pin with a low impedance to VCC for a logic 1 and a low impedance to VSS for a logic 0. The output resistance to VCC (logic 1 state) is 420 Ω maximum and 135 Ω typically. The output resistance to VSS (logic 0 state) is 125 Ω maximum and 35 Ω typically. The separate VCC pin allows the output buffer to be powered from the supply voltage of the logic to which the chip is interfaced. During battery standby operation, the VCC pin may have power removed without affecting the MK 4027 refresh operation. This allows all system logic except the RAS timing circuitry and the refresh address logic to be turned off during battery standby to conserve power.

REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 64 row addresses within each 2 millisecond time interval. Any cycle in which a RAS signal occurs, accomplishes a refresh operation. A read cycle will refresh the selected row, regardless of the state of the Chip Select (CS) input. A write or read-modify-write cycle also refreshes the selected row, but the chip should be unselected to prevent writing data into the selected cell. If, during a refresh cycle, the MK 4027 receives a RAS signal but no CAS signal, the state of the output will not be affected. However, if "RAS-only" refresh cycles (where RAS is the only signal applied to the chip) are continued for extended periods, the output buffer may eventually lose proper data and go open-circuit. The output buffer will regain activity with the first cycle in which a CAS signal is applied to the chip.

POWER DISSIPATION/STANDBY MODE

Most of the circuitry used in the MK 4027 is dynamic and most of the power drawn is the result of an address strobe edge. Because the power is not drawn during the whole time the strobe is active, the dynamic power is a function of operating frequency rather than active duty cycle. Typically, the power is 170mW at 1 μ sec cycle rate for the MK 4027 with a worse case power of less than 470mW at 320nsec cycle time. To minimize the overall system power, the Row Address Strobe (RAS) should be decoded and supplied to only the selected chips. The CAS must be supplied to all chips (to turn off the unselected output). Those chips that did not receive a RAS, however, will not dissipate any power on the CAS edges, except for that required to turn off the outputs. If the RAS signal is decoded and supplied only to the selected chips, then the Chip Select (CS) input of all chips can be at a logic 0. The chips that receive a CAS but no RAS will be unselected (output open-circuited) regardless of the Chip Select input. For refresh cycles, however, either the CS input of all chips must be high or the CAS input must be held high to prevent several "wire-OR'd" outputs from turning on with opposing force. Note that the MK 4027 will dissipate considerably less power when the refresh operation is accomplished with a "RAS-only" cycle as opposed to a normal RAS/CAS memory cycle.

PAGE MODE OPERATION

The "Page Mode" feature of the MK 4027 allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and keeping the RAS signal at a logic 0 throughout all successive memory cycles in which the row address is common.

This "page mode" of operation will not dissipate the power associated with the negative going edge of RAS. Also, the time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times. The chip select input (CS) is operative in page mode cycles just as in normal cycles. It is not necessary that the chip be selected during the first operation in a sequence of page cycles. Likewise, the CS input can be used to select or disable any cycle(s) in a series of page cycles. This feature allows the page boundary to be extended beyond the 64 column locations in a single chip. The page boundary can be extended by applying RAS to multiple 4K memory blocks and decoding CS to select the proper block.

POWER UP

The MK 4027 requires no particular power supply sequencing so long as the Absolute Maximum Rating Conditions are observed. However, in order to insure compliance with the Absolute Maximum Ratings, MOSTEK recommends sequencing of power supplies such that VBB is applied first and removed last. VBB should never be more positive than VSS when power is applied to VDD.

Under system failure conditions in which one or more supplies exceed the specified limits significant additional margin against catastrophic device failure may be achieved by forcing RAS and Data Out to the inactive state.

After power is applied to the device, the MK 4027 requires several cycles before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.

