E5frog: 1 revision

2012-11-16T21:23:46Z

1 revision

Admin at 21:27, 20 November 2004

2004-11-20T21:27:06Z

New page

The status register is an 8-bit [[register]] used by the F8 to store the results of a previous operation, or as a flag to allow [[interrupts]]. Only the lower 5 bits of the register are used. In the '''LR''' [[opcode]], the status register can be accessed using the letter '''W''', though it can only be transferred back and forth from the register '''J''', or scratchpad register 9.

The status register is primarily affected by mathematical opcodes, such as addition or any [[binary logic]]. When [[branch|branching]], the opcodes apply a [[bitmask]] to the status register and determine whether the condition is true or not.

== Status Register Bits ==

This table breaks down the status register bit-by-bit ([[least significant bit|LSB]] is bit 0):

<table border="1" style="width: 50%" cellspacing="1" cellpadding="4">

<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>

</tr>

<tr>
<td>0</td>
<td>Sign</td>

<td>Carries the sign of the last operation (positive, negative)</td>
</tr>

<tr>
<td>1</td>

<td>Carry</td>
<td>Set if the last operation resulted in a [[carry]].</td>
</tr>

<tr>

<td>2</td>
<td>Zero</td>
<td>Set if the value of the last operation was 0.</td>
</tr>

<tr>
<td>3</td>
<td>Overflow</td>
<td>Set if the last operation resulted in too large a number</td>

</tr>

<tr>
<td>4</td>
<td>ICB</td>

<td>Set if interrupts are to be enabled (use '''EI''', '''DI''')</td>
</tr>

<tr>
<td>5</td>

<td>''(unused)''</td>
<td> </td>
</tr>

<tr>

<td>6</td>
<td>''(unused)''</td>
<td> </td>
</tr>

<tr>
<td>7</td>
<td>''(unused)''</td>
<td> </td>

</tr>
</table>

← Older revision	Revision as of 21:23, 16 November 2012
(No difference)

Status register - Revision history

E5frog: 1 revision

Admin at 21:27, 20 November 2004